



Gate-all-around Si nanowire FET with low-thermal-budget process for monolithic three-dimensional integrated circuits

Tung-Ying Hsieh

Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan

Abstract:

For 3D monolithic integrated (3DMI) technology, the most important task is to fabricate high performance stackable device and prevent damage on underlying device and structure during processes. In this article, we propose a green nanosecond laser crystallization and laser spike anneal process to fabricate 3D stackable ultra-thin body transistors and realize a sequentially layered integrated circuit. As identified, the possible failure mechanism of underlying device using laser process is the directly penetrated laser light and the heat from the high temperature surface. By optimizing the process conditions and stacking layer thickness, we can reduce the thickness of interlayer dielectric to about 200-nm-thin which quite reducing the delay and power loss from interconnects for 3DIC.

Biography:

Tung-Ying Hsieh has his expertise in monolithic 3DIC. He used to be an engineer in TSMC. And visiting in Stanford University to conduct AI chips experiment. Now he is pursuing his PhD in Electronics engineering, NTHU, Hsinchu, Taiwan.

Publication of speakers:

1. Record-high 121/62 $\mu\text{A}/\mu\text{m}$ on-currents 3D stacked epilike Si FETs with and without metal back gate. CC Yang, SH Chen, JM Shieh, WH Huang, TY Hsieh, CH Shen, TT Wu, 2013 IEEE International Electron Devices Meeting, 29.6. 1-29.6.
2. Low-cost and TSV-free monolithic 3D-IC with heterogeneous integration of logic, memory and sensor analogy circuitry for Internet of Things, TT Wu, CH Shen, JM Shieh, WH Huang, HH Wang, FK Hsueh, HC Chen, 2015 IEEE International Electron Devices Meeting (IEDM), 25.4. 1-25.4.



3. Location-controlled-grain technique for Monolithic 3D BEOL FinFET circuits, CC Yang, TY Hsieh, PT Huang, KN Chen, WC Wu, SW Chen, CH Chang, 2018 IEEE International Electron Devices Meeting (IEDM), 11.3. 1-11.3.
4. Recent progress in low-temperature-process monolithic three dimension technology, CC Yang, TY Hsieh, WH Huang, CH Shen, JM Shieh, WK Yeh, MC Wu Japanese Journal of Applied Physics 57 (4S), 04FA06 A sandwiched buffer layer enabling pulsed ultraviolet-and visible-laser annealings for direct fabricating poly-Si field-effect transistors on the polyimide, MH Kao, WH Huang, JM Shieh, CH Shen, PK Lee, HH Wang, CC Yang, Applied Physics Letters 111 (2), 0241015. S

28th International Conference on Materials Research and Technology; June 22-23, 2020; Osaka, Japan.

Citation: Tung-Ying Hsieh, Gate-all-around Si nanowire FET with low-thermal-budget process for monolithic three-dimensional integrated circuits; Materials Technology and Research 2020; July 22, 2020; Osaka, Japan.